



BRUBAKER DESK COPY

OPERATION AND

MAINTENANCE MANUAL

PASSIVE INFRARED MOTION SENSOR

(PIMS)


(PRELIMINARY).

MAY []

Operation and Maintenance

Manualo






Prepared for:

MAR 24 1978

NA

Department of the Army
U.S. Army Mobility Equipment Research and Development Center
Ft. Belvoir, Virginia 22060

15) Contract DAAG53-76-C-Ø158



Aerospace Research, Inc. 130 Lincoln Street
Boston (Brighton), Massachusetts 02135

Pub. No. 577√ May 1977

009 900 JOB

1.0 THEORY OF OPERATION

General

Figures 1 and 2 are simplified block diagrams of the Passive Infrared Motion Sensor (PIMS). Figure 3 shows the location of the 17 beams of coverage within the 20 ft. x 30 ft. specified area when the optics are mounted at 7 ft. 4 inches. The system is a motion detector using transient changes in the infrared background, within specified velocities, to generate alarms. A long term infrared source would eventually blend into the overall noise background and not be detected indefinitely. A filter is used to prevent visable light from generating alarms.


Since infrared detection is passive any number of units can be placed in a particular location without interference.


Infrared detection becomes less sensitive when the background temperature approaches that of the target (human intruder).

Some care must be taken upon installation that clutter such as rapidly heating pipes, windows or air ducts are not located within one or more beams.

Due to the long time constants involved in processing frequencies around .1 Hz, it is necessary to allow a 5 minute warmup before alarms can be considered genuine.

1. ag Shut R78-0271





2.0 CIRCUIT/OPTICS DESCRIPTION


See enclosed schematics for the receiver, signal processor and J-SIIDS adapter box.

2.1 Receiver Card: Assembly 490-2101

The receiver assembly may be mounted up to 500 ft. away from the signal processor. Up to six heads may be tied into each processor card.

The receiver is made up of a +16 Vdc and +8 Vdc regulator. The input voltage is between +18 Vdc and +22 Vdc. Typical steady state current drain for the entire card is 1.5 ma.


The infrared to voltage converter consists of a dual thin thermistor flake mounted on top of a transistor case. This case is mounted in a tubular holder which in turn mounts to the printed circuit board. A +8 vdc reference is supplied to the thermistor as shown below.



The junction of the two matched thermistors is applied to one side of a differential amplifier. This amplifier has a +4 Vdc reference and can respond in a bipolar manner depending on whether Tl or T2 increases in temperature. The front end of the differential amplifier is made up of a matched pair of field effect transistors, having very high input impedance (>10 meg). The operating point for the fets is set by selecting R5 at the time of factory test. The voltages at E1 and E2 are set to 6.7 vdc.

The drains of Q1 are connected to the inputs of a low power, low noise operational amplifier. The total gain of the fets and operational amplifier is 23 db (Eo/Ein = 14). The operational amplifier is operated from +16 vdc and ground. It is biased for +8 vdc output. A +8v bias allows bipolar operation and also provides a Ov bias across the two tantalum coupling capacitors (+8 v from the signal processor is on the other side of the capacitors.) Low bias means the DC leakage through the capacitors will be minimal.

The head is connected to the processor through two coax wires. (See below).



The tamper line only goes as far as a terminal strip mounted inside the head assembly. The tamper line then runs to a load resistor via the tamper switch. The load resistor is mounted to the terminal strip. In the case of multiple heads the tamper line is daisy chained and the load resistor appears only at the last head. Conditions for a tamper alarm are discussed under the next section. The optics which focus the 17 beams on to the thermistors will be also discussed in a future section.

2.2,1 General

The signal processor is mounted on a 6 inch x 8 inch printed circuit board.

Actually the card consists of two separate processing channels each of which can accommodate up to 3 receivers. Each channel has a separate gain control for the summation of heads used. The final intrusion alarm can originate from any receiver input. There are several options that will be discussed as far as the wiring of jumpers on the board.


In addition to the two processing channels which contain gain and bandpass filters the processor also contains tamper detection circuits, a +16 V/+8V regulator, a DC to DC converter when +10V is the prime DC power and alarm logic.

2.2.2 Input Amplifier AR1 or AR6

The input stage has a gain adjustment from 28 to 41 DB. The three 130K input resistors form a summing junction in conjunction with the operational amplifier. (DO NOT GROUND UNUSED INPUTS). The DC bias at the output is set to +8V for maximum bipolar operation. The .01 uf capacitors (C4 or C45) lower the bandpass so as to only allow the frequencies inside the two following active bandpass filters to pass. This particularly lowers any 60 Hz pickup from power cables in the area. Clockwise rotation of either potentiometer will increase the gain of the corresponding channel.

2.2.3 Bandpass filters AR2/AR3 and AR7/AR8

Following the variable gain amplifiers is a parallel channel each with a gain of 42 db (in the passband). These amplifiers are also active bandpass filters with roll offs of 12 DB/octave. The center frequency of the High Bandpass is 2 Hz. The center frequency of the Low Bandpass is .13 Hz. (See enclosed plots Fig. 4). Two filters are used in order to improve the signal to noise ratio. Both amplifiers are offset by the regulated +8V. Test points are provided at the top edge of the card in order to monitor the outputs of all four bandpass filters.



2.2,4 Threshold Images AR 9 and AR10

In order transme whether a particular infrared transient constitutes an alarm, a threshold must be set. False alarm rates from real installations are not available yet a mensive lab tests indicate a threshold of greater than +9 Vdc or less in a dc shall cause an alarm (in conjunction with other logic criterion describe mer). If the threshold need be changed in the future, 16 resistors on the present card may be changed.

The threshelf exector is made up of resistors to obtain the desired + 1V range and a qual merical amplifier (LM2901N) specifically designed as a threshold detector. The mad amplifier only draws .8 ma (4 mw unit). The output stage has an one exector and therefore R35 and R76 are pull up resistors. The outputs are "wired are" so that an alarm is 0 Vdc and no alarm is +5 Vdc (at E20 and E22).

2.2.5 DC Regulator == -15V

The second secon

I

The specification for the PIMS system states that the input DC power supply may vary first -13V dc to +22 Vdc. In the FIDS configuration the input is from +9V to +11 Vdc in mich case the DC to DC converter Al is wired into use. The DC to DC converter has a gain of two. Several portions of the processor require a voltage less than +22V (example: #A776 max. +18V) and a regulated votage (example: the shold voltage, DC offset to op-amps and +5V for logic).

The regulator has one resistor (R45) which must be selected at initial test. A 1% resistor is chosen that adjusts the +8V supply as close as possible to +8.0 Vdc, Fet Q3 acts as a constant current source so that if the +16 V tries to change then +87 is maintained at the positive input to AR5 and AR4.

Q2 is a part of the feedback loop for AR4. The gain of AR4 is + (1 + R44/R42) or 2.

The output at E18 is two tables +8 or +16Vdc.

2.2.6 Tamper Threshold Detector

The Tamper threshold Detector is designed to generate a 1 sec.

alarm at pin 17 of the signal processor. The level will be 0 Vdc for an

alarm and +5 Vdc for no alarm. The drive capability shall be a T²L fan out of 4 max.

When pin 16 is loaded with a 10K, 1% resistor, the tamper alarm will occur if either condition below happens.

- 1) . The tamper line opens (cut or via tamper switch)
- 2) The tamper line is tied to the +20V at the heads.
- 3) The tamper line is tied to ground.
- 4) The tamper line has a parallel resistor tied across which is less than 7.5K ohms.

The tamper line will be daisy chained through from 1 to 6 heads.

Each head has a tamper switch. The last head in the chain has the 10K resistor to ground. The normal no alarm condition produces approximately + .72 Vdc on the tamper line.

A logic transition from 1 to 0 at the output of AR11 will trigger the 1 second multivibrator (U7).

2.2.7 Normal Alarm Logic

See Figure 2 for block diagram.

There are several choices as to what logic is employed. This is accomplished by the use of soldered jumpers. A summary of these jumpers appears on the processor schematic. Some of the jumpers do not affect the logic. Also see the section on installation instructions regarding jumper usage.

If the RCVR 1-3 channel is to be enabled then jumper E22 to E23 is used and E23 to E24 is not used. If RCVR 1-3 channel is not to be used E22 to E23 is not used and E23 to E24 is used. (The same applies to RCVR 4-6 channel with its corresponding E20 to E21 and E25 to E26 jumpers). E23 to E24 and E25 to E26 are used to simulate an artificial alarm during the self test mode if there is no head connected to that channel. Ul pin 4 is OV the test mode.

Assuming there is at least one head connected to each channel the alarm logic is such: If either channel generates an alarm (OV at either E20 or E22) then either U3/E or U3/F produces a logic 1. U1/A is a nor gate (a logic 1 at either input produces a logic 0 at U1 pin 5. If there is no logic 1 at (Test Signal) pin 28, then U1 pin 6 is at Logic 0. Two logic 0's at U1/B produces a logic 1 at U2 pin 3. Since U2 pins 4 and 5 are normally logic 1 (except for 30 seconds after test mode drops out) the output at U2 pin 6 is logic 0 for the alarm condition.

At this point, depending on customer usage, the logic has two possible paths. The first is a normal route throughEl to E2 jumper with E2 to E32 removed. This bypasses the two step logic. Bypassing the two step logic normally is for conditions of high security or very low clutter. In this condition, U2 pin 11 is held to logic 1 because the test signal is at logic 0. U2 pin 13 is at logic 1 because the normal condition of U5 pin 11 and AR11 pin 14 is a logic 1. In order for U2 pin 13 to be a logic 0, U1 pin 10 must be a logic 1. U1 pin 10 can only be a logic 1 if both U1 pins 8 and 9 are logic 0. The 5 second delay at AR11 pin 14 insures U2 pin 13 will be a logic 1 when the first alarm occurs. So with U2 pins 11 and 13 at logic 1 and U2 pin 12 going from logic 1 to logic (alarm), U2 pin 10 goes from logic 0 to logic 1 and triggers the 1 second alarm multivibrator U6.

The second possible logic path previously mentioned for the <u>first</u> alarm at U2 pin 6 is to initiate the two step logic.

The following requirements are necessary in order to generate the intrusion alarm when the two step logic is not bypassed; i.e., jumper El to E2 removed, jumper E2 to E32 used.

1) The O logic alarm at U2 pin 6 remains for greater than the 5 second delay period at AR11 pin 14.

OR

During the period of the U5 multivibrator (Select 1 minute or 5 minutes) and after the 5 second delay is over, a second alarm (Logic 1 to Logic 0) at U2 pin 6 occurs.

The two step logic prevents noise spikes or one time clutter occurances from generating alarms. In high clutter environments the 1 minute jumper E3 to E4 would be used. If E3 to E4 is not used the second threshold alarm can occur within 5 minutes of the first (after the 5 second delay is over).

2.2.8 Test Mode Logic

See Figure 2 for block diagram.

The test mode is a special situation. An infrared source in placed in one of the beams of either RCVR 1, 2 or 3 and in either RCVR 4, 5, or 6. The infrared devices are controlled by the console operator.

In a situation where only one channel is being used (RCVR 1, 2 or 3) for example and nothing is tied to pins 5, 6 or 7 of the processor card, the following jumper arrangement is required:

E22 to E23 (IN)
E23 to E24 (OUT)
E20 to E21 (OUT)

E25 to E26 (IN)

If only (RCVR 4, 5 or 6) channel is used and there is nothing tied to pins 2, 3 or 4 then the following jumper arrangement is required:

E22 to E23 (OUT)

E23 to E24 (IN)

E20 to E21 (IN)

E25 to E26 (OUT)

The use of the E23 to E24 and the E25 to E26 jumper is an artificial way to generate a "test" alarm when that channel is not connected.

An artificial alarm must be generated because for the test mode to work, U2/A acts as a nand gate (alarms in <u>both</u> channels <u>and</u> being in the test mode) make U2 pin 11 at logic 0 and thereby bypass the normal route or 2 step logic route. When in the test mode pin 28 is at logic 1.

U2 pin 2 and U1 pin 6 becomes logic 1 in less than 1 millisecond after pin 28 is logic 1. A logic 1 on U2 pin 2 enables U2/A and awaits the logic 1 alarms at pins 1 and 8.

The infrared test source takes greater than 4 millisecond to turn on - so U1 pin 6 does not have a race condition to inhibit U1/B. U1/B must be inhibited during test mode or else an alarm will be generated at U2 pin 6 during the test mode (which is not desired).

In order to get from the test mode back to the normal mode some additional logic is required. Since there is a rather long recovery time in the processor before the circuits have stabilized from the test infrared source, it is necessary to temporarily inhibit normal operation for a 30 second period after the test signal (Pin 28) has gone back to logic 0. This is accomplished by forcing U2/B to a logic 1 (no alarm condition) as long as U4 is in its 30 second period.

The R94/C21 time constant (3MS) is used to prevent a race condition.

This time constant insures that U1/B is forced to a logic 0 for a short extended period necessary to get U4 pin 11 to logic 0.

۲,


2,2,9 Optics


See Figures 5 and 3,

The optics consist of a multi-faceted mirror assembly which has

17 fields of view as shown in Figure 3. The mirrors reflect the infrared energy
on to a parablic mirror which in turn focuses the energy on to the dual thermist
discussed earlier. The mirror assembly has a hard cover with windows to allow ti
IR energy to enter. The windows are covered with a translucent polyethelene mate
that only slightly attenuates the infrared energy. The mirror surfaces are coate
with chrome.

A pair of set screws lock the thermistor mount at a designated distance to optimize the focus. The focus is done with an Alan Head screw through the back of the wall plate holding the mirror assembly. The adjustment screw is removed at the factory after the set screws are tightened.





PAGE 16

PIMS INTERCONNECTIONS FOR J-SIIDS

FIG 7

3.0 INSTALLATION INSTRUCTIONS

See Figures 6 and 7

3.1 General Comments

The PIMS Signal Processor has been designed to operate with both
FIDS and J-SIIDS systems. Interconnections for either system are shown in Figures
6 and 7. In addition, J-SIIDS has a low current mode and a normal mode. General
comments for all systems will be given in addition to special instructions for each
system. The signal processor card has 12 soldered jumpers (see schematic, logic
section and installation instructions). Wrong usage of these jumpers can
cause circuit malfunction or permanent damage to electrical components.

- 3.2 General instructions (all systems)
- 3.2.1 Location and Wiring of RCVR Assembly:

The metal plate that supports the RCVR mirror and preamplifier has three holes for screw mounting to a flat vertical wall. Normally the center of the optics are at 7'4" (to obtain beams patterns in Figure 3). The height could be varied from 6ft. to 8 ft. if there are obstructions on the wall, etc.

The Receiver head shall be connected to the FIDS system or J-SIIDS adapter box with two RG-58 coax cables which are under 500 ft. in length. The daisy chain loop shown also uses RG-58 coax. The coax wire shall have Flag lugs (KULKA 600 FL) fabricated to the ends for connection to TB1 of the RCVR and TB1 of the J-SIIDS adapter box. The coax location inside the assembly is shown on Figure 5 (490-2103).

The 10K resistor and the metal jumper come mounted on every head.

At the time of installation the metal jumper is retained ONLY on the terminal strip of the last receiver. This ties the 10K to ground at the end of the tamper loop.

The plastic cap that is placed over the thermistor mount should not be removed until just before the cover is to be put in place.

It is suggested that the coax wires be run in metal conduit to provide protection and shielding.

3.2.2 Gain Settings

The signal processor has a gain adjustment for each of its two channels (R8 for RCVR 1, 2 & 3 combo) and (R55 for RCVR 4, 5 & 6 combo).

The criteria for setting these pots is based on many factors such as clutter, whether the two step logic is used, level of security and tolerable false alarm rates. Test points E27, E28, E29 and E30 are brought out to the edge of the card in addition to E31 (GROUND). E27 and E29 are low frequency channels. E28 and E30 are high frequency channels. These points can be monitored with a scope (DC input) or a chart recorder (such as a GOULD 156327 57). Peak variations in noise exceeding ± 1V around the +8V bias will cause alarms (except under some conditions when the two step logic is used).

If it is not clear where to set the gain initially it is suggested to set it at mid range. If after one week there are no false alarms the gain could probably be raised to 3/4 full range. (clockwise rotation for increasing gain).

- 3.3 Special Instructions for FIDS operation
- 3.3.1 Signal processor solder jumpers:

The following jumpers shall be used or removed as listed before power is applied.

E5 to E8 OFF
E6 to E7 OFF
E9 to E10 OFF
E10 to E11 ON
E12 to E13 ON
REMAINING
JUMPERS Optional

Optional (see schematic)

3.3.2 Power Supply

Insure that the DC voltage that will be connected to pin 9 of the signal processor is +10Vdc + 1 Vdc.

3.3.3 Test Signal Input

Unless the test mode is desired, insure the voltage to be connected.

to pin 28 of the signal processor is between 0 and +.5Vdc.

- 3.4 . Special Instructions for Normal J-SIIDS operation
- 3.4.1 Signal processor solder jumpers:

The following jumpers shall be used or removed as listed <u>before</u> power is applied.

E5 to E8	ON
E6 to E 7	ON
E9 to E 10	ON
E10 to E11	OFF
E12 to E13	OFF
Remain ing	•
Jumpers	Optional (see schematic)

3.4.2 Power Supply

Insure that the DC voltage that will be connected to pin 9 of the signal processor is $+20\% \pm 2$ Vdc.

3.4.3 Adapter Box Switch

Insure that the slide switch (S1) on the J-SIIDS adapter box is in the NORMAL Position.

- 3.5 Special Instructions for Low Current J-SIIDS operation
- 3.5.1 Signal Processor solder jumpers;

The following jumpers shall be used or removed as listed <u>before</u> power is applied.

E5 to E8 OFF

E6 to E7 OFF

E9 to E10 ON

E10 to E11 OFF

E12 to E13 OFF

Remaining jumpers optional (see schematic)

3.5.2 Power Supply

Insure that the DC voltage that will be connected to pin 9 of the signal processor is $\pm 200 \pm 2$ Vdc.

3.5.3 Adapter Box switch

Insure that the slide switch (S1) on the J-SIIDS adapter box is in the LOW CURRENT position.

4.0 TROUBLESHOOTING

4.1 General

Familiarity with the enclosed optics and circuit descriptions is required in order to properly troubleshoot the PIMS system. In the case of optional jumpers on the signal processor, the intended logic conditions should be understood.

Some of the important points to monitor if walk tests do not produce alarms is given below. In the case of the FIDS system an extender board will be necessary to reach various points on the signal processor. Place the plastic cap over the thermistor mount except for Walk tests.

4.2 DC VOLTAGES AFTER 5 MIN WARM UP:

RCVR Board (Schematic 490-3101)

$$E1(+6.7v + .2V dc)$$

$$E2 (+ 6.7v \pm .2V dc)$$

$$E3(+8v \pm .2Vdc)$$

$$E5(+16V \pm .4Vdc)$$

terminal c $\left(+4V \pm .2 \text{ Vdc} \right)$

Negative side C9 (+8 Vdc \pm .4 Vdc)

4.3 DC Voltages After 5 Min Warmup

Signal Processor (schematic 490-3100) (Not in test mode),

Reference reading to E31

E27, E28, E29, E30
$$+8V \pm .4Vdc$$
 with up to .5V p-p low frequency noise

E10 +20V + 2Vdc

E18 +16V + .4Vdc

E19 +8V + .2Vdc

E21, E23 +5V + .5Vdc

E6 +5.5 + .3 Vdc

+Side C7 and C47 +8V + .4Vdc

E1	+5V <u>+</u> .5Vdc
E32	+5V <u>+</u> .5Vdc
+side C60	$+5 \pm .5$ Vdc (give a 10 min warmup)
Pin 17	+5V <u>+</u> .5Vdc
Pin 16	+5V <u>+</u> .5Vdc
Pin 26	+.72 \pm .2Vdc (if tamper loop is not opened)
Ul pin 6	0 to +2Vdc
Ul pin 8	+5V <u>+</u> .5Vdc
+side Cl6	+5V <u>+</u> .5Vdc

4.4 Troubleshooting J-SIIDS Adapter Box

コココココ

The J-SIIDS adapter box consists mainly of two identical $\mathtt{T}^2\mathtt{L}$ to relay converters used only in the Normal J-SIIDS mode.

A simple check would be to place an ohmmeter across TBl pins 6 to 5 after removing the wires to the outside units. If a OV is present on pin2 of TBl (by forcing an alarm) then the ohmmeter shall read 100 ohms \pm 10 ohms for a minimum of 1 second.

Now after removing the outside wires to TB1 pins 3 and 4 and cheating both S3 and S2 tamper switches an ohmmeter across pins 3 and 4 shall read 100 ohms ± 10 ohms for ONE second if a tamper condition is forced (such as removing cover to RCVR assembly).

When the S1 switch is in the LOW CURRENT mode the relay drivers are not used. The Alarms are just routed to TB1 pins 1 and 2 as T^2L levels (+5V, OV).


5.0 FORMAL DRAWINGS ENCLOSED


A or B size prints enclosed in this preliminary manual are listed

below:

Schematic PIMS (Receiver)	490-3101
Circuit Card Artwork (Receiver)	490-2106
Circuit Card Parts List (Receiver)	PL490-2101
Schematic PIMS (Signal Processor)	490-3100
Circuit Card Artwork (Signal Processor)	490-1109
Circuit card parts list (Signal Processor	PL490-2100
Sensor Assy (ALL MAJOR PARTS OF RCVR)	490-2103
Infra-red System (Beam coverage)	4907002

BEST AVAILABLE COPY







PARIS LIST

				The second secon
SHEET / OF 2		FT - F001	Q.A. APPVL PLANNER	MODEL: PIMS
PL 750-2101 REV	BUY	AS - AS REQ'D	ENGR APPVL ZONE ENGR	
BOSTON, MASS.	- MAKE&	ANGE	CHECKER 2/1/77 ISSUE DATE	CIRCUIT CARD ASSY
AEROSPACE RESEARCH	ABBR B - BUY	1	USED ON ISSUE NO.	TITUE:
810		1 * 1	ES 3.3 M 5%	52 A 32029141 K
R13, 16		5 64	s 1.3 M	A 32021138
R14		1 64	ES 330 HM 5% 1/8W	20 A 32021051 RE
R15		1 F.A 1	ES 100 CHM 5% 1/9W	A 52024637
				0
				/2
C12		1. 8.1	305	A 22331001
010,16,20	B	1.	CAP 470F 20% 35V	A.22361004
69,14	S	2 EA	1000F	A 22341005
67,17,18,19		4 64	100cpF	A 25152004
Cq	À۱	1 EA	AP 270PF 5% 500V	12 A 21374006 C
C13, 15	/A			
(1,2,3,5,6,8,11,	IL	9 64	AF .010F 20% 100V	10 125153001 0
	AE			5
	BL.			
				7
		-		6
)P	18	507 607 25 CONTING	AGOBIDGES
(0.16+N3C)3E)	Y			4
				-
4855 E THEO 210		14 67	ERNINAL CHUY #2003-2	2 461.002.713 7
			TROTE CARD MASTER	0011-0040
CHARACTE	_60^ M/8	UNIT	TARE CONTRACTOR	IDE PARTS DWG PRIME REV
OPN SPECIAL PART	CODE	CODE		SIZE PART NO
2011			A CONTROL	

BEST AVAILABLE COPY





MANUFACTURING

PARTS LIST

LiST	PART NO.	- 46.5		97	COOE	EFFECTIVE	006	OPN	SPECIAL PART
IDE PARTS DWG	PRIME	REV PAR DESC	DESCRIPTION	-	DOC.	NUMBER	,55°	o	CHARACTERISTICS
D	490-1109	CIRCUIT CARD	MASTER	-	ΕĀ		福兰	17.4	The state of the s
2	7	2	43.2	32	EA		500	1	EI THRU E32
D	60812002	PROTECTION C	7		AS	The state of the s	T.		
Δ	67408007	SCREW BH - 440	* Y2	100	EA		Y		Market Market State of the Stat
D	E00 200 5	WASHER FLAT #	4		EA	Sec. 1	OH		
Δ	65501007	NUT PLAIN HEX	4-40	2	EV	十多年間	0		· · · · · · · · · · · · · · · · · · ·
7	Des Desc	PLUG (VARICON	7023)		ED	S. S. Salaries	E		P-1
	Dem Dug	CARD EJECTOR	4	2	EA .	の発展して	BI	14.	PPPLIED DEVELOPMENT CORP
0						Sales de la constante de la co	A		
ō				100		1	41		
A	22311003	CAP 330 mf 10%	% 60	2	EA	という	V		c7,47
A	22,32,100,5	پر	10% 10V		EV	0.15	表のです。	S. Approx	C19,20 56,37
13 1	22331001	22 1	15V %.01	0	Va	一 一 の 日本	T	建落	01,8,12,13,35,43,41,53,
14			4			Sale P	E		C24,60
A	22361001	CAP IMP IC	•		ev		*		C1516,59
16 4	NEW DWG	CAP 474 2	20% 35N	W	VA	2000年	1000	100	C26,31,34.
A	25152024	CAP 1000 pd. 1	10% 100V		EA	The state of	100	56	C3,9,14,22,48,29,32,
8	100			200	100	1 - 1 m	· · · · · · · · · · · · · · · · · · ·	1	C44,50,55,50,65;
9		The second second second	\$ 135 Sept.		Seat Bay	1. S. S. L.	在 一		
A	25153021	CAP O M	20% 100V	21	EA		1	1	CZ;5,6,11,18,21,25,27,30
21				-					C33,35,42,46,48,52
716.	A A A A A A A A A A A A A A A A A A A	NO DASH	ON SILES	1	500	F		2	
CIRCUIT	CARD ASSY	CHEC	ISSUE DATE	00>	ADD CHANGE DELETE	M I I R	MAKE &	R	-RESEARCH INC.
			ZONE ENGR	E A S	AS REOD		AUB	ASSE PL	ASSEMBLY NUMBER REV
MODEL:		QA APPVL	PLANNER	FI	1004			SHEE	

MANUFACTURING

一	一方の 一大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大	大学 大学 三十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二	一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一	A STATE OF THE STA	本ののこととというというというということ	1	
SHEET OF S	u		PLANNER	Q.A. APPVL		MODEL:	30
PL 49		AS - AS REQ'D	ZONE ENGR	ENGR APPVL			1
BOSTON, M.	X 3 1		ISSUE DATE	CHECKER	BOCESSOR	CIROUI	2 0
AEROSPACE	ABBR B - BUY	1		USE	CARD ASSY	E:	TITLE:
R93	を	1. EA :		1 (2	119 81	Ī	44
R36 39 -		160		5		>	43
R9 56		2 EA		ES 150K	1.15 80	4	42
K90							41
R35 47 76 87 88		6 EA		ES JOOK	111 80	>	40
R68 71,74	The second second						39
K24 27 30 33 65		B EA		ES 75K	108 86	A	38
R7 54	to de la companya de		*	S	091. RE	A	37
R26 32 67 73	100 100 100 100 100 100 100 100 100 100	4 8 A		ES IOK	087 86	7	36
R69,70 75	JE.					A	35
R23 28 29 34 64	ST	O EA			086	ī	4
R25 31, 66,72		4 EA		RES B.2K	085 8	A	33
_ R17	V		5% 1/4W		2034063 R	A 3:	W.
	AI						3/
							0
CRI	В	1 EA	1N270	DIODE	130001	A 4 /	13
	L						¥0
c23, 24, 39, 40	ť	4 EA	1001 1001	4.705	FO NO MAR	A	[-]
65,015	0		10% 400V	.01505	SW WO. C	- 1	0
C4, 45)	2 EA		-010+	-	7	N. A.
Cro, SI(PLESSEY)		-16	1001 201	CAP O. IUF	1235021 C	A	
(57,61,62,63,64	1.00	1		2010	1		w
CHARACTE	W/B	UNIT		C C C C C C C C C C C C C C C C C C C	PRIME REV	IDE PARTS DWG	6
OPN SPECIAL PART	-	0.00	DESCRIBTION		PART NO.	N'	TEM

ENGINEERING MANUFACTURING

TEM.	SHEET 3 OF 5		FOOT	Ti	PLANNER	Q.A. APPVL PI			:	;
	BER	, , , , , , , , , , , , , , , , , , ,	- AS REQ'D	E A S	ONE ENGR	APPVL		30	1/1	516
Nat S Part No. Part Description Oty 58 Change 50 Opn Special Part Description	OSTON NA	30	CHANGE	203	SUE DATE		15	4:	100	C15
Nat St	×	8 B R	CODE			ON				TITLE
NTI 5 H PART NO. DET NO. PART DESCRIPTION PER SECOND PART DESCRIPTION PER SECOND PER PER	62,	1000								66
NT S PART NO. PART DESCRIPTION OTY 58 EFFECTIVE 5 ON SPECIAL PART DI S 8	12 15 16			00	1/4		2	3203215		65
NT S S PART NO. PART DESCRIPTION DTY DE CFFECTIVE DON CHARGE PART DESCRIPTION PER S DOC NUMBER NO. CHARGE S	*	2000年	64	1		1820	7.	3/		64
NT S S PART NO. PART DESCRIPTION PER S CHANGE S OPN SPECIAL PART	K20		1/3	1		MHO	1	330222		83
NITS PART NO. PART DESCRIPTION PER ETECTIVE 0 OPN	3 48 49 5	1 以 成成		6		130K	845	49		62
DETAINS PART NO. PART DESCRIPTION OTY 5 & EFFECTIVE 5 OPN		10000		-		549K	863	55	_	6
MITSISS PART NO. DESCRIPTION PART DESCRIPTION PER SIZE DOC. NUMBER PART DESCRIPTION PART DESCRIPTION PER SIZE DOC. NUMBER PART DESCRIPTION PER SIZE DOC. NUMBER PART DESCRIPTION PER SIZE DOC. NUMBER PART DESCRIPTION PART DESC	Reo	のようとは		-		3748	RES	55	_	00
MAT 1515 ST. PART NO. DATE 1515 ST. PART DESCRIPTION PER STATE DOC. NUMBER No. PART DESCRIPTION	44	В	EA.	w		301K	K 2 5	2.5		5.6
NT 55 ± PART NO. DE 55 ± PRIME REV PART DESCRIPTION PER 5 ± OOR DE 55 ± PRIME RES 270K 5% 1/4		E	17	_		210K	- KES	1.5	3	3.5
DETAING PART NO. PART DESCRIPTION PER FEETIVE OF NO.	C	1	EA	2		80.6K	532	47		1.5
DET PART NO. PART DESCRIPTION PER DE	_	A	Ed	2		34.8K	534	4	`	25
M T 151 SIZE PART NO. DESCRIPTION PRIME REV PRIME REV PART DESCRIPTION PER SIZE DOC. NUMBER CO. S. NO. A 32.034121 RES 270K 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 31.064.043 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 4.330.22551 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 4.330.22551 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 4.330.22551 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 4.330.22551 RES 150.04MS 5% 2W 2 EA DOC. NUMBER CO. S. NO. A 5.65 1.06MS 1% 2W 2 EA DOC. NUMBER CO. S. NO. A 5.65 1.06MS 1% 2W 2 EA DOC. NUMBER CO. S. NO. A 6.4 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6	REI	٧	FA	1		20.5K	538	14		55
MATIST PART NO. PART DESCRIPTION DOTY BOOK CHANGE C	78		EA	3		20K	5.38	4/		54
M X 55	R86	_		./.		16.9K	8 E 5	40	<u> </u>	53
M Z IST W PART NO. PART DESCRIPTION PER SES 270K 5% 1/4W 1/5A DOC. NUMBER % 2 NO. A 32034121 RES 270K 5% 2W 1/5A DOC. NUMBER % 2 NO. A 31064043 RES 1500HMS 5% 2W 2/5A DOC. NUMBER % 2 NO. A 31064043 RES 1500HMS 5% 2W 2/5A DOC. NUMBER % 2 NO. A 33022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 33022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 33022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 33022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 33022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 33022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 83022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 83022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 83022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 83022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 83022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 83022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 83022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 83022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 83022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO. R4 A 83022551 RES 1.0M 1% 1/6 1/4W 4/5A DOC. NUMBER % 2 NO.	14.57	Bl		4		16.2K		40	,	52
M Z IS IN PART NO. PART DESCRIPTION PER SE DOC. NUMBER 60 € NO. A 32034/2/1 RES 270K 5% //W //EA DOC. NUMBER 60 € NO. A 31064043 RES 15004MS 5% 2W 2 EA RES RES 15004MS 5% 2W 2 EA RES RES 15004MS 5% 2W 2 EA RES RES 1.0M 1/6 1/W 4 EA RES RES 1.0M 1/6 1/W 4 EA RES RES 7.87K 1% 1/0W 1/6A RES RES RES 7.87K 1/6 1/6W 1/6W 1/6A RES RES RES 7.87K 1/6 1/6W 1/6W 1/6A RES RES RES 7.87K 1/6 1/6W 1/6W 1/6A RES RES RES RES 7.87K 1/6 1/6W 1/6W 1/6A RES	P84	E	-	1		10K	RES	5 8	`,	51
M Z I I I PART NO. PART DESCRIPTION PER I I I I I I I I I I I I I I I I I I I	RB3	C		./		7%	RES	330/237		50
M ZT 1515 IN PART NO. PART DESCRIPTION PER 1515 IN DESCRIPTION PER 1515 DOC. NUMBER 60 € NO. A 32034/2/1 RES 270K 5% // // EA A 135 NES /MEG // NES /MEG // NES // N	5,51,5	OF		4	Segue	`	RES	330225	,	49
PART NO. PART DESCRIPTION PER SEA DOC. NUMBER 60 EFFECTIVE 6 OPN A 32034121 RES 270K 5% 1/5A DOC. NUMBER 60 E EFFECTIVE 6 OPN A 31064043 RES 150 0 HMS 5% 2W 2 EA	R45	Y		1,	%		RES	V1 & V1		48
M T IS IN PART NO. PART DESCRIPTION PER SE DOC. NUMBER 6 NO. A 32034121 RES 270K 5% V4W 1 EA NO. A 135 KES 17969 1 EA NO.	- 3	ACTION SERVICES	EA		2	CHMS	RES	3106404		47
M T ST ME PART NO. PART DESCRIPTION PER TAN DOC. NUMBER TO MES 270K 5% VAW 1 EA	K38			1/2	8	MEG	KES	/3	,	46
DEST PART NO. PART DESCRIPTION PER SIZE PART NO. PER SIZE PART NO. PER SIZE POC. NUMBER Co. NO.	R37		EA	6/18	Selection of	JOK 5	RE	32034121	-	45
TIST PART NO. STATE DESCRIPTION OTY OF CHANGE OF OPN	10	₩/8	MEAS	**	CZ		<u>~</u> "]	RIME	PARTS	
		CODE	CODE	917				0	LIST	

C EMSINESRIMS/C C C C PARTS LIST

STOR SEROTO 2 EA	OA APPVI	ACDE!
0R 3 Ε 4 0 7 0 2 Ε Α 0 0 0 0 0R 2 V 3 5 2 1 1 Ε Α 0 0 0 0 0R 2 V 3 5 2 1 1 Ε Α 0 0 0 0 0 C 2 4 0 2 3 A Ε 1 Ε Α 0 0 0 0 0 0 0 0 0 C 2 4 0 2 3 A Ε Α 1 Ε Α 0 0 0 0 0 0 0 0 0 C 2 4 0 2 3 A Ε Α 1 Ε Α 0 0 0 0 0 0 0 0 0 C 2 4 0 2 3 A Ε Α 1 Ε Α 0 0 0 0 0 0 0 0 0 C 2 4 0 2 3 A Ε Α 0 0 0 0 0 0 0 0 0 0 0 0 0 C 2 4 0 2 3 A Ε Α 0 0 0 0 0 0 0 0 0 0 0 0 0 0 C 2 4 0 2 3 A Ε Α 0 0 0 0 0 0 0 0 0 0 0 0 0 0 C 2 4 0 2 3 A Ε Α 0 0 0 0 0 0 0 0 0 0 0 0 0 0 C 2 4 0 2 3 A Ε Α 0 0 0 0 0 0 0 0 0 0 0 0 0 0 C 2 4 0 2 3 A Ε Α 0 0 0 0 0 0 0 0 0 0 0 0 0 0 C 2 4 0 2 3 A Ε Α 0 0 0 0 0 0 0 0 0 0 0 0 0 0 C 2 4 0 2 3 A C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 C 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 C 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <t< th=""><th>ENGR</th><th>919</th></t<>	ENGR	919
3R 5 E 90770 2 E A 93 01.2 3R 2 N 3 8 2 1 1 E A 01 02 03 4 E 4 0 0 1 A E 1 E A 01 02 01 4 E 4 E A 1 E A 02 03 03 03 4 E A 1	CIRCOIT LAND 1455Y CHECKER	50
∂R 3 € 4070 2 € A Q 0 3 CD4001AE 1 € A Q 03 CD4047AE 1 € A Q 04 CD4049AE 1 € A Q 04 CD4049AE 1 € A Q 03 CD4049AE 1 € A Q 03 CM200IM B € A Q 03 CM200IM D 03 D 03 CM2	•	TITLE:
TOR SEGOTO 2 EM Q1, 2 TOR 2N3821 1 EM Q1, 2 CD4001AE 1 EM Q3 CD4023AE 1 EM Q4 5 6 7 CD4049AE 1 EM Q4 5 6 7 CD4049AE 1 EM QA S 6 7 AA Q3 AAR AR 2 3, 4 5 AAR AR 2 3, 4 5 AAR AR 2 3, 4 5		8
TOR SEGOTO 2 EA Q1, 2 TOR 2V3821 1 EA Q1, 2 CD4001AE 1 EA Q1, 2 CD4023AE 1 EA Q1, 2 CD4047AE 4 EA Q1, 2 CD4049AE 1 EA Q1, 2 CD4049AE 1 EA Q1, 2 CD4049AE 1 EA Q1, 2 AR Q1, 2 O4 5 6 7 CD4049AE 1 EA Q1, 2 AR Q1, 2 A	-	87
TOR SEGOTO 2 EA D Q1, 2 TOR 2N3821 1 EA D Q3 CD4001AE 1 EA D U1 CD4043AE 1 EA D U3 CD4049AE 1 EA D U3 F-AMP MATTGAM B EA D ARB CN2301N 3 EA D ARB 1 CN2301N 3 EA D ARB 1		98
TOR SEPOTO 2 EA - O 01.2 TOR 2V3821 1 EA - O 03 CD4001AE 1 EA 01 CD4023AE 1 EA 01 CD4049AE 1 EA 04 5 6 7 CD4076AN 8 EA 08 2 3.4 5 AR8 CN2301N 3 EA 0AR8	1 4 46110000 CON DC	35
TOR SEADITO 2 EA D Q1,2 TOR 2N3821 1 EA D Q3 CD4001AE 1 EA D U1 CD4043AE 1 EA D U2 CD4049AE 1 EA D U3 CD4049AE		34
TOR SEGOTO 2 EA Q 0, 2 TOR 2N3821 1 EA 01 CD4001AE 1 EA 01 CD4023AE 1 EA 04 5 7 CD4049AE 1 EA 04 5 7 CD4049AE 1 EA A 04 5 7 CD4049AE 1 EA A A 03 6 7 CD4049AE 1 EA A <td>A 43520002 1.C.</td> <td>33</td>	A 43520002 1.C.	33
το R S Ε 4 10 70 2 E A Q 0 2 Το R 2 N 382 1 1 E A Q 0 3 CD 400 1 A E 1 E A Q 0 3 CD 4023 A E 1 E A Q 0 4 5 6 7 CD 404 3 B E A A R 1 2 3 4 5		2
TOR SEROTO 2 EA Q Q 2 TOR 2N3821 1 EA Q Q 3 CD4001AE 1 EA U 2 CD4023AE 1 EA U 2 CD4049AE 1 EA U 3	A (3.110003 11.6.)	8/
TOR SEGOTO 2 EA D 01 2 TOR 2N3821 1 EA D 01 2 CD4001AE 1 EA U2 CD4023AE 1 EA U2 CD4047AE 4 EA U4 5 CD4049AE 1 EA U4 5		0
τολ 5£46770 2 £A Q Q; 2 τολ 2N3821 1 £A Q; 3 CD4001AE 1 £A Q; 3 CD4023AE 1 £A Q; 3 CD4043AE 1 £A Q; 3 CD4049AE 1 £A Q; 4 CD		19
TOR SEGOTO 2 EA D Q1, 2 TOR 2N3821 1 EA D Q3 CD4001AE 1 EA U1 U2 CD4043AE 4 EA U2 CD4049AE 1 EA U3		31
TOR SEGOTO ZEA DO 01.2 TOR 2N3821 1 EA 01.2 CD4001AE 1 EA 01.2 CD4023AE 1 EA 04.5 CD404049AE 1 EA 04.5		17,
τολ 5 ε φότο 2 ε Α 9 φ 2 τολ 2 ο β 1 ε Α 9 φ 2 σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α 1 ε Α σο β 1 ε Α 1 ε Α 1 ε Α 1 ε Α 1 ε Α σο β	A 609 1.7C.	3
τος ΣΕΡΌΤΟ 2 ΕΑ Φ Q1 ΤΟΚ 2N3821 1 ΕΑ	A 008 1.6.	15
TOR SEGOTO 2 EA P 01 TOR 2N3821 1 EA - 0 03 CD4001AE 1 EA 01	A	14
TOR SEADID 2 EA 0 01	A +4630005 1.C.	3
109 SE9070 2 EA	TRANSI	51
	A 42150001 TRANSI	1.
		20
SOK 10% 1/2W 2 EA RB,55	A 36245001 POT	9
		89
R6	A 32034138	57
DOC. NUMBER CO.	PARTS DWG	NO.
OTY OF CHANGE OPN SPECIAL PART	N LISSIZITE PART NO.	TEM

		ì	
2		ř	
		ļ	
1		100	
day.	Sept.	The same of	ALC: NO.
	March and		
	(日本日本日本)	100	
	Section 2		
	THE STATE OF		and the same
A 1988	CARGAGO.	でを	1
es Bi	46.184620		-
Service of the last	-5	Ö	ĺ
Name of	_	語数数ロトロー	Š
MARKET	_	į	1

				A ABBY	The state of the s	THE STATE OF ME	MODE!
PL 45		AS - AS REO'D EA - EACH		ENGR	ROCESSOR	SIGNAL	516
KE BOSTON, MASS.	M - MAKE		ISSUE DATE	CHECKER	CARD ASSY	CIRCUIT	CI
(CAS)	88R		ISSUE NO.	USED ON	•	***	ווורנ:
10日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日	1900年 學						110
							103
A CONTRACTOR OF THE PARTY OF TH		16 July 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					108
							000
							06
	A Specific A						103
							104
							03
	~	REF		ASSEMBLY	400-2100	Ð	102
	2	REF		SCHEMATIC	430-3100	Ð	01
							100
148							99
							8
1817	教						97
							96
	The second second	/ AS	J7		VEW 10	73	3
		1 AS	ال ا	Ų	1 EW 1.0.	1/	34
	1 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3	1 AS	J5		18W WG.	11	33
	10 mm	1 As	JA		118 W 810.	7	2
2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 -		1 A5	J3		WEW NO.	14	16
	11. 西蒙尼	1 AS	J2	Sale de la color	NEW NO	7	0
	经验	1 AS	J	430600-331M	188. 20 85	7	9
NO. CHARACTE	NUMBER COE	UNIT	1 2 2 3		PRIME REV	PARTS DWG	O
OPN SPECIAL PART	EFFECTIVE	CODE	DECOBIBLION	DAGT	PART NO.	LIST	Mat

